AMD / Xilinx / TECHNICAL REFERENCE
Spartan-II base device for legacy design maintenance. Package, speed and temperature suffixes are required to identify an orderable part.
FPGA.io Part Number FIO-96C7AF95F2D3B476Internal catalogue reference · manufacturer MPN remains unchanged
Technical reference · Base device — ordering suffix not specified · Checked 2026-09-28
DOCUMENTED FACTS
Values apply to the device and conditions identified in each source. Family maxima, package limits and full ordering-code specifications must not be treated as interchangeable.
| Parameter | Documented value | Source & conditions |
|---|---|---|
| Logic cells | 1728 cells | Spartan-II FPGA Family Data Sheet, v2.9 (2021-03-12) ↗Table 1, p. 2, XC2S50 row |
| Configurable logic blocks | 384 CLBs | Spartan-II FPGA Family Data Sheet, v2.9 (2021-03-12) ↗Table 1, p. 2, XC2S50 row |
| Block RAM | 32 Kbit (1024 bits) | Spartan-II FPGA Family Data Sheet, v2.9 (2021-03-12) ↗Table 1, p. 2, XC2S50 row |
| Distributed RAM | 24576 bits | Spartan-II FPGA Family Data Sheet, v2.9 (2021-03-12) ↗Table 1, p. 2, XC2S50 row |
| Delay-locked loops | 4 DLLs | Spartan-II FPGA Family Data Sheet, v2.9 (2021-03-12) ↗Table 1, p. 2, XC2S50 row; Features on same page |
| Maximum user I/O | 176 pins | Spartan-II FPGA Family Data Sheet, v2.9 (2021-03-12) ↗Table 1, p. 2, XC2S50 row; excludes four global clock/user-input pins; package dependent |
This reference identifies a base device. Package, speed grade, temperature, qualification and packing suffixes have not been inferred.
Include the full ordering code, quantity, delivery requirement and traceability needs. For an assembled board, include BOM revision, programming and test scope.
Request this device ↗COMPLETE PART IDENTITIES
These references belong to this device. Evidence labels distinguish reviewed specifications, public listings and manufacturer coding examples. Counts describe this site’s documented coverage, not stock or all configurations offered by the manufacturer.
| Full ordering number | Package | Speed / temperature | Evidence | Next step |
|---|---|---|---|---|
| XC2S50-5PQ208C | Not verified | Not verifiedNot verified | Distributor-listed identityView source ↗ | Device details →Request quotation |
| XC2S50-5PQG208I | Not verified | Not verifiedNot verified | Distributor-listed identityView source ↗ | Device details →Request quotation |
| XC2S50-5TQG144C | Not verified | Not verifiedNot verified | Distributor-listed identityView source ↗ | Device details →Request quotation |
3 of 3 codes shown
No ordering codes match. Clear the search to see this device’s documented codes.
Not verified means that parameter has not been independently established for this exact code. A code example is not confirmation that a configuration can be ordered today.
Compare the documented requirements; inclusion in the same series does not establish interchangeability.
BASE DEVICE
Spartan-IIE base device for legacy design maintenance. Package, speed and temperature suffixes are required to identify an orderable part.
BASE DEVICE
Spartan-II base device for legacy design maintenance. Package, speed and temperature suffixes are required to identify an orderable part.
BASE DEVICE
Spartan-IIE base device for legacy design maintenance. Package, speed and temperature suffixes are required to identify an orderable part.
BASE DEVICE
Spartan-3 base device for legacy design maintenance. Package, speed and temperature suffixes are required to identify an orderable part.
BASE DEVICE
Spartan-3A base device for legacy design maintenance. Package, speed and temperature suffixes are required to identify an orderable part.
BASE DEVICE
Spartan-3AN base device for legacy design maintenance, with integrated configuration flash. Package, speed and temperature suffixes are required to identify an orderable part.
