SOPHGO / 算能 / TECHNICAL REFERENCE

SG2042

SOPHGO server-class RISC-V processor with 64 CPU cores and shared L3 cache.

FPGA.io Part Number FIO-2893BC1FF38C4DBDInternal catalogue reference · manufacturer MPN remains unchanged

Technical reference · Base device — ordering suffix not specified · Checked 2026-09-28

Request sourcing review ↗View documented parameters ↓

SG2042 — technical feature overview — Technical schematicFPGA.io technical schematic for SG2042. Values summarize the documented fields below; consult their source conditions. This is an abstract diagram, not a product photograph, package drawing or pinout. Parameter sources below ↓

DOCUMENTED FACTS

Technical parameters

5 source-linked fields

Values apply to the device and conditions identified in each source. Family maxima, package limits and full ordering-code specifications must not be treated as interchangeable.

Parameter	Documented value	Source & conditions
Instruction architecture	RISC-V	SOPHGO university innovation competition: SG2042 processor background ↗赛题 background / SG2042 processor paragraph
CPU cores	64 cores	SOPHGO university innovation competition: SG2042 processor background ↗赛题 background / SG2042 processor paragraph
CPU frequency	Up to 2 GHz	SOPHGO university innovation competition: SG2042 processor background ↗赛题 background / SG2042 processor paragraph
Shared L3 cache	64 MB	SOPHGO university innovation competition: SG2042 processor background ↗赛题 background / SG2042 processor paragraph
Execution design	Out-of-order, 9–12-stage pipeline	SOPHGO university innovation competition: SG2042 processor background ↗赛题 background / SG2042 processor paragraph

Official documents

SOPHGO university innovation competition: SG2042 processor backgroundSG2042 introduction preceding competition requirementsWeb ↗

Ordering and board constraints

This reference identifies a base device. Package, speed grade, temperature, qualification and packing suffixes have not been inferred.

Confirm the board BSP, RISC-V extensions and operating-system compatibility for the intended software stack.
Board-installed DRAM capacity is not on-chip memory.
Confirm current availability and lifecycle for the complete code before procurement.
Review pinout, electrical conditions and the exact document revision before PCB release.

Prepare a complete request

Include the full ordering code, quantity, delivery requirement and traceability needs. For an assembled board, include BOM revision, programming and test scope.

Request this device ↗

Discuss sourcing + PCBA →

Series & categories

SG processors →

COMPLETE PART IDENTITIES

Ordering numbers for SG2042

0 documented codes

These references belong to this device. Evidence labels distinguish reviewed specifications, public listings and manufacturer coding examples. Counts describe this site’s documented coverage, not stock or all configurations offered by the manufacturer.

Exact ordering code requires confirmation

The cited public material did not establish a literal complete ordering row in this pass. This is an evidence limit, not a claim that no code exists. The existing device identity is retained; no suffix combinations, neighboring chips, boards or systems are substituted.

Ordering identity reference ↗

Request an exact-code review →