Biren Technology / 壁仞科技 / TECHNICAL REFERENCE

BR100

Historical manufacturer-presented BR100 chiplet GPU reference. Facts describe the chip; OAM card power and form-factor specifications are excluded.

FPGA.io Part Number FIO-3089A9ECBA3C9415Internal catalogue reference · manufacturer MPN remains unchanged

Technical reference · Base device — ordering suffix not specified · Checked 2026-09-28

Request sourcing review ↗View documented parameters ↓

BR100 — technical feature overview — Technical schematicFPGA.io technical schematic for BR100. Values summarize the documented fields below; consult their source conditions. This is an abstract diagram, not a product photograph, package drawing or pinout. Parameter sources below ↓

DOCUMENTED FACTS

Technical parameters

4 source-linked fields

Values apply to the device and conditions identified in each source. Family maxima, package limits and full ordering-code specifications must not be treated as interchangeable.

Parameter	Documented value	Source & conditions
Process node	7 nm	Biren BR100 GPGPU: Accelerating Datacenter Scale AI Computing — Mike Hong, Lingjie Xu, Hot Chips 34 (2022) ↗Slides 3, 6 and 22
Transistor count	77 billion	Biren BR100 GPGPU: Accelerating Datacenter Scale AI Computing — Mike Hong, Lingjie Xu, Hot Chips 34 (2022) ↗Slides 3, 6 and 22
On-chip SRAM	Over 300 MB	Biren BR100 GPGPU: Accelerating Datacenter Scale AI Computing — Mike Hong, Lingjie Xu, Hot Chips 34 (2022) ↗Slides 3, 6 and 22
Die-to-die interconnect bandwidth	896 GB/s	Biren BR100 GPGPU: Accelerating Datacenter Scale AI Computing — Mike Hong, Lingjie Xu, Hot Chips 34 (2022) ↗Slides 3, 6 and 22

Official documents

Biren BR100 GPGPU: Accelerating Datacenter Scale AI Computing — Mike Hong, Lingjie Xu, Hot Chips 34 (2022)Slides 3, 6 and 22PDF ↗

Ordering and board constraints

This reference identifies a base device. Package, speed grade, temperature, qualification and packing suffixes have not been inferred.

Device identity and listed specifications are source-backed. Confirm the complete ordering suffix, package and operating conditions before procurement.
Confirm current availability and lifecycle for the complete code before procurement.
Review pinout, electrical conditions and the exact document revision before PCB release.

Prepare a complete request

Include the full ordering code, quantity, delivery requirement and traceability needs. For an assembled board, include BOM revision, programming and test scope.

Request this device ↗

Discuss sourcing + PCBA →

Series & categories

General-purpose GPU and computing platforms →

COMPLETE PART IDENTITIES

Ordering numbers for BR100

0 documented codes

These references belong to this device. Evidence labels distinguish reviewed specifications, public listings and manufacturer coding examples. Counts describe this site’s documented coverage, not stock or all configurations offered by the manufacturer.

Exact ordering code requires confirmation

Public material establishes the named processor/ASIC identity, but this review did not locate a literal public packaged-chip ordering code. Board, adapter, Superchip, server and system sales codes are not evidence of a bare-chip MPN for this reference.

Ordering identity reference ↗

Request an exact-code review →